Lecture 1: Why Parallelism? Why Efficiency?

Parallel Computing Stanford CS149, Fall 2021





Prof. Kayvon



Prof. Olukotun



Yuhan



Teguh



Olivia



Jack



Luis



One common definition

that cooperate to solve problems quickly

We care about performance * We care about efficiency

* Note: different motivation from "concurrent programming" using threads like in CS110



We're going to use multiple processors to get it



DEMO 1 (CS149 Fall 2021's first parallel program)



Speedup

One major motivation of using parallel processing: achieve a speedup

For a given problem:

speedup(using P processors) =

execution time (using 1 processor)

execution time (using P processors)



Class observations from demo 1

- Communication limited the maximum speedup achieved
 - In the demo, the communication was telling each other the partial sums
- Minimizing the cost of communication improved speedup
 - Moved students ("processors") closer together (or let them shout)



DEMO 2

(scaling up to four "processors")



Class observations from demo 2

- Imbalance in work assignment limited speedup
 - Some students ("processors") ran out work to do (went idle), while others were still working on their assigned task
- Improving the distribution of work improved speedup





(massively parallel execution)

DEMO3



Class observations from demo 3

- computation

The problem I just gave you has a significant amount of communication compared to

Communication costs can dominate a parallel computation, <u>severely limiting</u> speedup



Course theme 1: Designing and writing parallel programs ... <u>that scale</u>!

Parallel thinking

- 1. Decomposing work into pieces that can safely be performed in parallel
- 2. Assigning work to processors

Abstractions/mechanisms for performing the above tasks

- Writing code in popular parallel programming languages

3. Managing communication/synchronization between the processors so that it does not limit speedup

Stanford CS149, Fall 2021



Course theme 2:

Parallel computer hardware implementation: how parallel computers work

- Mechanisms used to implement abstractions efficiently
 - **Performance characteristics of implementations**
 - Design trade-offs: performance vs. convenience vs. cost
 - Why do I need to know about hardware?
 - Because the characteristics of the machine really matter (recall speed of communication issues in earlier demos)
 - Because you care about efficiency and performance (you are writing parallel programs after all!)



Course theme 3: Thinking about efficiency

- FAST != EFFICIENT
- hardware efficiently
 - Is 2x speedup on computer with 10 processors a good result?
- **Programmer's perspective: make use of provided machine capabilities**
- = silicon area?, power?, etc.)

Just because your program runs faster on a parallel computer, it does not mean it is using the

HW designer's perspective: choosing the right capabilities to put in system (performance/cost, cost)



Stanford CS149, Fall 2021

Course logistics



Getting started

The course web site

- http://cs149.stanford.edu
- Sign up for the course on Piazza
 - https://piazza.com/stanford/fall2021/cs149/home

Fill out our partner request form

If you want us to match you with a partner

Textbook

- There is no course textbook (the internet is plenty good these days), but please see course web site for suggested references

Stanford CS149, Fall 2021 **PARALLEL COMPUTING**

From smart phones, to multi-core CPUs and GPUs, to the world's largest supercomputers and web sites, parallel processing is ubiquitous in modern computing. The goal of this course is to provide a deep understanding of the fundamental principles and engineering trade-offs involved in designing modern parallel computing systems as well as to teach parallel programming techniques necessary to effectively utilize these machines. Because writing good parallel programs requires an understanding of key machine performance characteristics, this course will cover both parallel hardware and software design

Basic Info

Tues/Thurs 3:15-4:45pm All lectures are virtual Instructors: Kayvon Fatahalian and Kunle Olukotun

See the course info page for more info on policies and logistics.

Fall 2021 Schedule

Sep 21	Why Parallelism? Why Efficiency? Challenges of parallelizing code, motivations for parallel chips, processor basics
Sep 23	A Modern Multi-Core Processor Forms of parallelism: multicore, SIMD, threading + understanding latency and bandwidth
Sep 28	Parallel Programming Abstractions Ways of thinking about parallel programs, and their corresponding hardware implementations, ISPC programming
Sep 30	Parallel Programming Basics Thought process of parallelizing a program in data parallel and shared address space models
Oct 05	Performance Optimization I: Work Distribution and Scheduling Achieving good work distribution while minimizing overhead, scheduling Cilk programs with work stealing
Oct 07	Performance Optimization II: Locality, Communication, and Contention Message passing, async vs. blocking sends/receives, pipelining, increasing arithmetic intensity, avoiding contention
Oct 12	GPU architecture and CUDA Programming CUDA programming abstractions, and how they are implemented on modern GPUs
Oct 14	Data-Parallel Thinking Data-parallel operations like map, reduce, scan, prefix sum, groupByKey
Oct 19	Distributed Computing Using Spark Producer-consumer locality, RDD abstraction, Spark implementation and scheduling
Oct 21	Cache Coherence Definition of memory coherence, invalidation-based coherence using MSI and MESI, false sharing
Oct 26	Memory Consistency + Implementation Synchronization Consistency vs. coherence, relaxed consistency models and their motivation, acquire/release semantics, implementing locks and atomic operations



Four programming assignments



Assignment 1: ISPC programming on multi-core CPUs



Assignment 3: Writing a renderer in CUDA on NVIDIA GPUs

Plus a few optional extra credit challenges...;-)



Assignment 2: scheduler for a task graph



Assignment 4: parallel large graph algorithms on a multi-core CPU



Optional assignment 5: (will boost some prior grade)



Written assignments

Approximately every two-weeks we will have a take-home written assignment

them practice for the exam

■ Graded on a credit/no credit basis

Written assignments contain modified versions of previous exam questions, so consider

Commenting and contributing to lectures

Why Parallelism? Why Efficiency?

Instruction level parallelism (ILP)

Processors did in fact leverage parallel execution to make programs run faster, it was just invisible to the programmer

Instruction level parallelism (ILP)

- Idea: Instructions must appear to be executed in program order. BUT independent instructions can be executed simultaneously by a processor without impacting program correctness
- Superscalar execution: processor dynamically finds independent instructions in an instruction sequence and executes them in parallel

	Dependent instructions			
mul	r1,	r0,	rØ	-
mul	r1,	r1,	r1	
st	r1,	mem[r2]	-
add	r0,	r0,	r3	—
add	r1,	r4,	r5	

Independent instructions

Stanford CS149, Winter 2019

Previous | Next --- Slide 30 of 48

Back to Lecture Thumbnails

The website supports commenting on a per-slide basis -



It is computationally expensive for the processor to determine dependencies between instructions. The following PPT (slides 9/10) provides an example of how the number of checks grows with the number of instructions that are simultaneously dispatched: http://www.cs.cmu.edu/afs/cs/academic/class/15740-f15/www/lectures/11-superscalarpipelining.pdf

This additional cost is likely one of the predominant reasons that ILP has plateaued at 4 simultaneous instructions. To circumvent this issue, architects have tried to force the compiler to solve the dependency issue using VLIW (very long instruction word). To summarize VLIW, if a processor contains 5 independent execution units, the compiler will have 5 operations in the "very long instruction word" that the processor will map to the 5 execution units: https://en.wikipedia.org/wiki/Very_long_instruction_word. This way dependency checking is the responsibility of software and not hardware.

I am not sure if VLIW has helped significantly pushed the four simultaneous instruction threshold though. If somebody knows, please share.



Question: The key phrase on this slide is that a processor must execute instructions in a manner "appears" as if they were executed in program order. This is a key idea in this class.

What is program order?

And what does it mean for the results of a program's execution to appear as if instructions were executed in program order?

And finally... Why is the program order guarantee a useful one? (What if the results of execution were inconsistent with the results that would be obtained if the instructions were executed in program order?)



And what does it mean for the results of a program's execution to appear as if instructions were executed in program order?

A programmer might write something like the code below.

x = a + bprint(x) y = c + dprint(y)



Participation (comments)

- You are asked to submit one <u>well-thought-out</u> comment per lecture
 - Only two comments per week
 - No precise deadline, but getting them submitted "in the same week" as the lectures is the spirit of the participation
- Why do we write?
 - Because writing is a way many good architects and systems designers force
- But take it seriously, this is your participation grade

themselves to think (explaining clearly and thinking clearly are highly correlated!)



What we are looking for in comments

- Try to explain the slide (as if you were trying to teach your classmate while studying for an exam)
 - "The instructor said this, but if you think about it this way instead it makes much more sense..."
- **Explain what is confusing to you:**
 - "What I'm totally confused by here was..."
- Challenge classmates with a question
 - For example, make up a question you think might be on an exam.
- Provide a link to an alternate explanation
 - "This site has a really good description of how multi-threading works..."
- Mention real-world examples
 - For example, describe all the parallel hardware components in the PS5
- **Constructively respond to another student's comment or question**
 - "@segfault21, are you sure that is correct? I thought that Prof. Kayvon said..."
- It is OKAY (and even encouraged) to address the same topic (or repeat someone else's summary, explanation or idea) in your own words
 - "@funkysenior21's point is that the overhead of communication..."



Grades

- 48% **Programming assignments (4)**
- 15% Written assignments (5)
- 16% Midterm assessments(2)
 - Oct 14th and Nov 11th
- **16% Final exam**
- **Asynchronous participation (comments)** 5%

Reminder: we can match you with a partner! See Piazza for our partner request form!



Why parallelism?



Some historical context: why <u>not</u> parallel processing?

- **Single-threaded CPU performance doubling** ~ every 18 months
- Implication: working to parallelize your code was often not worth the time
 - Software developer does nothing, code gets faster next year. Woot!





Until ~15 years ago: two significant reasons for processor performance improvement

1. Exploiting instruction-level parallelism (superscalar execution)

2. Increasing CPU clock frequency



What is a computer program?



Here is a program written in C

int x = 1; $\mathbf{X} = \mathbf{X} + \mathbf{X};$ } printf("%d\n", x); return 0; }





What is a program? (from a processor's perspective) A program is just a list of processor instructions!

```
int main(int argc, char** argv) {
int x = 1;
for (int i=0; i<10; i++) {</pre>
   \mathbf{X} = \mathbf{X} + \mathbf{X};
printf("%d\n", x);
return 0;
```



_main:	
L00000f10:	pushq %rbp
L00000f11:	movq %rsp, %rbp
L00000f14:	subq \$32, %rsp
L00000f18:	movl \$0, -4(%rbp)
L00000f1f:	movl %edi, -8(%rbp)
L00000f22:	movq %rsi, -16(%rbp)
L00000f26:	movl \$1, -20(%rbp)
L00000f2d:	movl \$0, -24(%rbp)
L00000f34:	cmpl \$10, -24(%rbp)
L00000f38:	jge 23 <_main+0x45>
L00000f3e:	movl -20(%rbp), %eax
L00000f41:	addl -20(%rbp), %eax
L00000f44:	movl %eax, -20(%rbp)
L00000f47:	movl -24(%rbp), %eax
L00000f4a:	addl \$1, %eax
L00000f4d:	movl %eax, -24(%rbp)
L00000f50:	jmp -33 <_main+0x24>
L00000f55:	leaq 58(%rip), %rdi
L00000f5c:	movl -20(%rbp), %esi
L00000f5f:	movb \$0, %al
L00000f61:	callq 14
L00000f66:	xorl %esi, %esi
L00000f68:	movl %eax, -28(%rbp)
L00000f6b:	movl %esi, %eax
L00000f6d:	addq \$32, %rsp
L00000f71:	popq %rbp
L00000f72:	rets



Kind of like the instructions in a recipe for your favorite meals

Mmm, carne asada

Instructions

- In a large mixing bowl combine orange juice, olive oil, cilantro, lime juice, lemon juice, white wine vinegar, cumin, salt and pepper, jalapeno, and garlic; whisk until well combined.
- 2. Reserve $\frac{1}{3}$ cup of the marinade; cover the rest and refrigerate.
- Combine remaining marinade and steak in a large resealable freezer bag; seal and refrigerate for at least 2 hours, or overnight.
- 4. Preheat grill to HIGH heat.
- 5. Remove steak from marinade and lightly pat dry with paper towels.
- 6. Add steak to the preheated grill and cook for another 6 to 8 minutes per side, or until desired doneness. Note that flank steak tastes best when cooked to rare or medium rare because it's a lean cut of steak.
- 7. Remove from heat and let rest for 10 minutes. Thinly slice steak against the grain, garnish with reserved cilantro mixture, and serve.





What does a processor do?









A processor executes instructions

Professor Kayvon's Very Simple Processor



Determine what instruction to run next

Execution unit: performs the operation described by an instruction, which may modify values in the processor's registers or the computer's memory

Registers: maintain program state: store value of variables used as inputs and outputs to operations



One example instruction: add two numbers





Step 1:

Step 2:

Step 3:

- **Processor gets next program instruction from memory** (figure out what the processor should do next)
- add R0 \leftarrow R0, R1
- "Please add the contents of register R0 to the contents of register R1 and put the result of the addition into register R0"
- Get operation inputs from registers **Contents of R0 input to execution unit: 32 Contents of R1 input to execution unit: 64**

Perform addition operation: Execution unit performs arithmetic, the result is: 96



One example instruction: add two numbers





Step 1:

Step 2:

Step 3:

Step 4: Store result **96** back to register R0

- **Processor gets next program instruction from memory** (figure out what the processor should do next)
- add R0 \leftarrow R0, R1
- "Please add the contents of register R0 to the contents of register R1 and put the result of the addition into register R0"
- Get operation inputs from registers **Contents of R0 input to execution unit: 32 Contents of R1 input to execution unit: 64**

Perform addition operation: Execution unit performs arithmetic, the result is: 96



Execute program My very simple processor: executes one instruction per clock



ld	r0, addr[r1]	
mul	r1, r0, r0	
mul	r1, r1, r0	
• • •		
• • •		
• • •		
• • •		
• • •		
• • •		
st	addr[r2], r0	



Execute program

My very simple processor: executes one instruction per clock



ld	r0, addr[r1]
mul	r1, r0, r0
mul	r1, r1, r0
• • •	
• • •	
• • •	
• • •	
• • •	
• • •	
st	addr[r2], r0



Execute program

My very simple processor: executes one instruction per clock







Execute program

My very simple processor: executes one instruction per clock







Review of how computers work...

What is a computer program? (from a processor's perspective)

It is a list of instructions to execute!

What is an instruction? It describes an operation for a processor to perform. **Executing an instruction typically modifies the computer's state.**

What do I mean when I talk about a computer's "state"? The values of program data, which are stored in a processor's registers or in memory.



Lets consider a very simple piece of code $a = x^*x + y^*y + z^*z$

Consider the following five instruction program:

Assume register R0 = x, R1 = y, R2 = z

1 mul R0, R0, R0 2 mul R1, R1, R1 3 mul R2, R2, R2 4 add R0, R0, R1 5 add R3, R0, R2

R3 now stores value of program variable 'a'

This program has five instructions, so it will take five clocks to execute, correct? **Can we do better?**



What if up to two instructions can be performed at once? $a = x^*x + y^*y + z^*z$ **Volunteer 1** Volunteer 2

Assume register R0 = x, R1 = y, R2 = z

1 mul R0, R0, R0 2 mul R1, R1, R1 3 mul R2, R2, R2 4 add R0, R0, R1 5 add R3, R0, R2

R3 now stores value of program variable 'a'

time 2

3

4

5



Stanford CS149, Fall 2021



What about three instructions at once?

$a = x^*x + y^*y + z^*z$

Assume register R0 = x, R1 = y, R2 = z

1	mul	RØ,	RØ,	RØ
2	mul	R1,	R1,	R1
3	mul	R2,	R2,	R2
4	add	RØ,	RØ,	R1
5	add	R3,	R0,	R2

R3 now stores value of program variable 'a'



Instruction level parallelism (ILP) example $\blacksquare ILP = 3$





a = x*x + y*y + z*z



Superscalar processor execution

a = x*x + y*y + z*z

Assume register R0 = x, R1 = y, R2 = z

1 mul R0, R0, R0 2 mul R1, R1, R1 3 mul R2, R2, R2 4 add R0, R0, R1 5 add R3, R0, R2

Idea #1:

(on a superscalar processor that determines that the lack of dependencies exists) But instruction 4 must be executed after instructions 1 and 2 And instruction 5 must be executed after instruction 4

* Or the compiler finds independent instructions at compile time and explicitly encodes dependencies in the compiled binary.

- **Superscalar execution: processor automatically finds *** independent instructions in an instruction sequence and executes them in parallel on multiple execution units!
- In this example: instructions 1, 2, and 3 can be executed in parallel without impacting program correctness



Superscalar processor This processor can decode and execute up to two instructions per clock





Aside: Pentium 4





Image credit: http://ixbtlabs.com/articles/pentium4/index.html

A more complex example

Program (sequence of instructions)

	РС	Instruction	
-	00		Va
	60	a = 2	e
	01	b = 4	
	02	tmp2 = a + b	// 6
	03	tmp3 = tmp2 + a	// 8
	0 4	tmp4 = b + b	// 8
	05	tmp5 = b * b	// 1
	0 6	tmp6 = tmp2 + tmp4	// 1
	07	tmp7 = tmp5 + tmp6	// 3
	08	if (tmp3 > 7)	
	09	print tmp3	
		else	
	10	print tmp7	

Instruction dependency graph





Diminishing returns of superscalar execution

Most available ILP is exploited by a processor capable of issuing four instructions per clock (Little performance benefit from building a processor that can issue more)



Source: Culler & Singh (data from Johnson 1991)



Moore's Law: The number of transistors on microchips doubles every two years Our World

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

Transistor count	t ,					
50,000,000,000						
10,000,000,000						
5,000,000,000						
1,000,000,000						
500,000,000						
100,000,000						
50,000,000						
10,000,000						
5,000,000						Pent
1,000,000					Intel 80486	
500,000			Ţ	T Explorer's Lisp machine	32-bit e chip�	
100,000			Ir Motorola 6	ntel 80386 68020	Intel i960 DEC Mul	ARM 3 C WRL tiTitan
50,000		Motorola 68000		Intel 80186)	
10.000	Inte	Notorola	Intel 8088	₩DC 65C816	◆ARM 2 ARM 1	ARM a
10,000 _{TMS 100} 5,000	0 Zilog Z80 RCA 1802	6809 Intel 8085	WDC 65C02	NC4	4016	
Intel 8008	Motorola 650)80)S Technolog)2	ŞY			
1,000						
2970,297	2 2970 2976	0,910,	980,98	2 298A	980,980,	290 ~9
Data source: Wikipedia (wi	kipedia.org/	/wiki/Tra	nsistor_o	count)	Year in w	/hich t

OurWorldinData.org - Research and data to make progress against the world's largest problems.



in Data



ILP tapped out + end of frequency scaling



Image credit: "The free Lunch is Over" by Herb Sutter, Dr. Dobbs 2005



The "power wall"

Power consumed by a transistor:

Dynamic power \propto capacitive load \times voltage² \times frequency

Static power: transistors burn power even when inactive due to leakage

High power = high heat Power is a critical design constraint in modern processors

Apple M1 laptop: Intel Core i9 10900K (in desktop CPU): **NVIDIA RTX 3080 GPU Mobile phone processor** World's fastest supercomputer

Standard microwave oven



700W



Power draw as a function of clock frequency

Dynamic power \propto **capacitive load** \times **voltage**² \times **frequency** Static power: transistors burn power even when inactive due to leakage Maximum allowed frequency determined by processor's core voltage



Image credit: "Idontcare": posted at: http://forums.anandtech.com/showthread.php?t=2281195



Single-core performance scaling

The rate of single-instruction stream performance	10,000,00
scaling has decreased (almost to zero)	1,000,00
1. Frequency scaling limited by power	100,00
2. ILP scaling tapped out	10,00

Architects are now building faster processors by adding more execution units that run in parallel

(Or units that are specialized for a specific task (like graphics, or audio/video playback)

Software must be written to be parallel to see performance gains. No more free lunch for software developers!





Example: multi-core CPU

Intel "Comet Lake" 10th Generation Core i9 10-core CPU (2020)



One thing you will learn in this course

How to write code that efficiently uses the resources in a modern multi-core CPU

Example: assignment 1 (coming up!)

- **Running on a quad-core Intel CPU**
 - Four CPU cores
 - AVX SIMD vector instructions + hyper-threading
- **Baseline: single-threaded C program compiled with -03**
- Parallelized program that uses all parallel execution resources on this CPU...

~32-40x faster!

We'll talk about these terms next time!





Intel Xeon Phi 7290 (2016) 72 cores (1.5 Ghz)

nel



Stanford CS149, Fall 2021

NVIDIA Ampere GA102 GPU GeForce RTX 3080 (2020)

17,408 fp32 multipliers organized in 68 major processing blocks.



Stanford CS149, Fall 2021

Supercomputing

- Today: combinations of multi-core CPUs + GPUs
- **Oak Ridge National Laboratory: Summit (currently #2 supercomputer in world)**
 - 9,216 x 22-core IBM Power9 CPUs + 27,648 NVIDIA Volta GPUs





Mobile parallel processing

Raspberry Pi 3

Quad-core ARM A53 CPU





Mobile parallel processing Power constraints heavily influence the design of mobile systems



Image Credit: Anandtech / TechInsights Inc.

Apple A13 Bionic (in iPhone 11)

2 "big" CPU cores + 4 "small" CPU cores +

Apple-designed multi-core GPU + Image processor + **Neural Engine for DNN acceleration + Motion processor**



Parallel + specialized HW

- Achieving high efficiency will be a key theme in this class
- units to achieve high levels of power efficiency

We will discuss how modern systems are not only parallel, but also specialize processing



Another recent smartphone

Google Pixel 2 Phone:

Qualcomm Snapdragon 835 SoC + Google Visual Pixel Core







Video

Processing Unit

(VPU)

.....

Video encode/decode ASIC

Display engine

(compresses pixels for transfer to high-res screen)

Multi-core ARM CPU

4 "big cores" + 4 "little cores"





Google TPU pods TPU = Tensor Processing Unit: specialized processor for ML computations Image Credit: TechInsights Inc.

Summary

Today, single-thread-of-control performance is improving very slowly - To run programs significantly faster, programs must utilize multiple processing elements or specialized

- processing
- Which means you need to know how to write parallel code

Writing parallel programs can be challenging

- Requires problem partitioning, communication, synchronization
- **Knowledge of machine characteristics is important**
- you might realize, if you just use it!

I suspect you will find that modern computers have tremendously more processing power than

Stanford CS149, Fall 2021



Welcome to CS149!

- Get signed up on Piazza
- Get signed up on the website
- Find yourself a partner (we will help you)
- Let me know about suggested changes to virtual lecture delivery
- Take your mask wearing seriously when around others in class activities like office hours







Prof. Kayvon



Yuhan



Teguh





Olivia



Jack

Luis

Stanford CS149, Fall 2021

