Lecture 3: **Parallel Programming Abstractions** (and their corresponding HW/SW implementations)


Parallel Computing Stanford CS149, Fall 2021

Finishing up from last time + Review



HOW IT ALL FITS TOGETHER:

superscalar execution, SIMD execution, multi-core execution, and hardware multi-threading




Running code on a simple processor

C program source

```
void sinx(int N, int terms, float* x, float* y)
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom;
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      y[i] = value;
```

compiler

Compiled instruction stream (scalar instructions)






Running code on a simple processor

Instruction stream



ld	r0, addr[r1]
mul	r1, r0, r0
add	r2, r0, r0
mul	r3, r1, r2
• • •	
• • •	
• • •	
• • •	
• • •	
st	addr[r2], r0




Single core processor, single-threaded core. Can run one scalar instruction per clock



Superscalar core

Instruction stream

ld	r0,	addr	r[r1]	
mul	r1,	r0,	r0	
add	r2,	r0,	r0	
mul	r3,	r1,	r2	
• • •				
• • •				
• • •				
• • •				
• • •				
st	addı	r[r2]], r0	




Single core processor, single-threaded core. **Two-way superscalar core:** can run up to two independent scalar instructions per clock from one instruction stream (one hardware thread)



SIMD execution capability

Instruction stream (now with vector instructions)

vector_ld	v0, vector_addr[r1]
vector_mul	v1, v0, v0
vector_add	v2, v0, v0
vector_mul	v3, v1, v2
• • •	
• • •	
• • •	
• • •	
• • •	
vector_st	addr[r2], v0




Single core processor, single-threaded core. can run one 8-wide <u>SIMD vector instruction</u> from one instruction stream



Heterogeneous superscalar (scalar + SIMD)

Instruction stream


vector_ld	v0, vector_addr[r1]
vector_mul	v1, v0, v0
add	r2, r1, r0
vector_add	v2, v0, v0
vector_mul	v3, v1, v2
• • •	
• • •	
• • •	
• • •	
vector_st	addr[r2], v0



Single core processor, single-threaded core. **Two-way superscalar core:** can run up to two independent instructions per clock from one instruction stream, provided one is scalar and the other is vector




Multi-threaded core



Note: threads can be running completely different instruction streams (and be at different points in these streams)

Execution of hardware threads is interleaved in time.



Single core processor, multi-threaded core (2 threads). Can run one scalar instruction per clock from one of the instruction streams (hardware threads)




Multi-threaded, superscalar core

In this example: two instructions from the same thread. (Superscalar execution, interleaved multi-threading)

I

Note: threads can be running completely different instruction streams (and be at different points in these streams)

Execution of hardware threads is interleaved in time.



Single core processor, multi-threaded core (2 threads). Two-way superscalar core: in this example, my core is capable of running up to two independent instructions per clock, provided one is scalar and the other is vector




Multi-threaded, superscalar core

In this example: two instruction from different threads. (simultaneous multi-threading)

Instruction stream 0 Instruction stream	1
<pre>vector_ld v0, addr[r1] vector_ld v0, addr[r1]</pre>	
vector_mul v1, v0, v0 sub r1, r0, r0	
vector_add v2, v1, v1 vector_add v2, v0, v0	
mul r2, r1, r1 mul r5, r1, r0	
•••	
•••	
•••	
•••	
•••	
<pre>vector_st addr[r2], v0 rect addr[r2], v0</pre>	

Note: threads can be running completely different instruction streams (and be at different points in these streams)

Simultaneous execution of two hardware threads.



Single core processor, multi-threaded core (2 threads). Two-way superscalar core: in this example, my core is capable of running up to two independent instructions per clock, provided one is scalar and the other is vector



Multi-threaded, superscalar core

vector_ld	v0, addr[r1]
vector_mul	v1, v0, v0
vector_add	v2, v1, v1
mul	r2, r1, r1
• • •	
•••	
•••	
•••	
•••	
vector_st	addr[r2], v0

Instruction stream 0

Instruction stream 1

vector_ld	v0, addr	r[r1]
sub	r1, r0,	r0
vector_add	v2, v0,	v0
mul	r5, r1,	r0
•••		
•••		
•••		
•••		
•••		
rect	addr[r2]	,v0


Instruction stream 2

vector_ld	v0, addr[r1]
vector_mul	v2, v0, v0
mul	r3, r0, r0
sub	r1, r0, r3
•••	
• • •	
•••	
•••	
rect	addr[r2], v0

Instruction stream 3

vector_ld	v0,	add	r[r1]
sub	r1,	r0,	r0
vector_add	v1,	v0,	v0
vector_add	v2,	v0,	v1
mul	r2,	r1,	r1
•••			
• • •			
• • •			
• • •			
rect	add	r[r2], v0


Execution of hardware threads may or may not be interleaved in time (instructions from different threads may be running simultaneously)



Single core processor, multi-threaded core (4 threads). **Two-way superscalar core:** can run up to two independent instructions per clock from <u>any of the threads</u>, provided one is scalar and the other is vector



Multi-core, with multi-threaded, superscalar cores




Dual-core processor, multi-threaded cores (4 threads/core). Two-way superscalar cores: each core can run up to two independent instructions per clock from <u>any of its threads</u>, provided one is scalar and the other is vector


0		Instr s	stream 1	Instr	stream 2		Instr s	stream 3
]		vector_ld	v0, <u>addr</u> [r1]	vector_ld	v0, addr[r1]		vector_ld	v0, addr[r1]
	100	sub	r1, r0, r0	vector_mul			sub	r1, r0, r0
		vector_add	v2, v0, v0	mul	r3, r0, r0		vector_add	
		mul	r5, r1, r0	sub	r1, r0, r3		vector_add	v2, v0, v1
						PC	mul	r2, r1, r1
							•••	
				•••			•••	
		•••		rect	addr[r2], v0			
0		rect	addr[r2], v0				rect	addr[r2], v0

Instr stream 0


vector_ld	v0, addr[r1]
vector_mul	v1, v0, v0
vector_add	v2, v1, v1
mul	r2, r1, r1
•••	
•••	
•••	
vector_st	addr[r2], v0



	vector_ld	v0, addr[r1]
2	sub	r1, r0, r0
	vector_add	v1, v0, v0
	vector_add	v2, v0, v1
	mul	r2, r1, r1
	rect	addr[r2], v0



Example: Intel Skylake core



Not shown on this diagram: units for LD/ST operations

Two-way multi-threaded cores (2 threads). Each core can run multiple independent scalar instructions and multiple 8-wide vector instructions (up to 2 vector mul or 3 vector add)




GPU "SIMT" (single instruction multiple thread)

Instr stream 2

Instr stream 0

	ld	r0, addr[r1]	ld r0, <u>addr</u> [r1]		ld	r0, addr[r1]		ld	r0, add
C	0.000	r1, r0, r0	mul r1, r0, r0	PC		r1, r0, r0	PC		r1, r0,
	_	r2, r0, r0	add r2, r0, r0		add	r2, r0, r0			r2, r0,
	mul	r3, r1, r2	mul r3, r1, r2		mul	r3, r1, r2		mul	r3, r1,
					•••			• • •	
	• • •		•••		•••			•••	
	•••		•••		•••			•••	
	•••		•••		•••			• • •	
	•••		•••		•••			• • •	
	st	addr[r2], r0	st addr[r2], r0		st	addr[r2], r0		st	addr[r2



SIMD-width threads using SIMD ALUs.


Here ALU 6 would be "masked off" since thread 6 is not executing the same instruction as the other hardware threads.

Instr stream 3



GPUs: extreme throughput-oriented processors

This is one NVIDIA V100 streaming multi-processor (SM) unit



- control shared across 16 units (16 x MUL-ADD per clock *)
- control shared across 16 units (16 x MUL/ADD per clock *)
- (8 x MUL/ADD per clock **)

* one 32-wide SIMD operation every 2 clocks

64 "warp" execution contexts per SM

Wide SIMD: 16-wide SIMD ALUs (carry out 32-wide SIMD execute over 2 clocks)

64 x 32 = up to 2048 data items processed concurrently per "SM" core

****** one 32-wide SIMD operation every 4 clocks

= Load/store unit







NVIDIA V100

There are 80 SM cores on the V100:

That's 163,840 pieces of data being processed concurrently to get maximal latency hiding!





The story so far...

To utilize modern parallel processors efficiently, an application must:

- Have sufficient parallel work to utilize all available execution units 1. (across many cores and many execution units per core)
- 2. Groups of parallel work items must require the same sequences of instructions (to utilize SIMD execution)
- **Expose more parallel work than processor ALUs to enable interleaving of work** 3. to hide memory stalls




Thought experiment

Task: element-wise multiplication of two vectors A and B Assume vectors contain millions of elements

- Load input A[i]
- Load input B[i]
- Compute A[i] \times B[i]
- Store result into C[i]

Is this a good application to run on a modern throughput-oriented parallel processor?






NVIDIA V100

There are 80 SM cores on the V100:

80 SM x 64 fp32 ALUs per SM = 5120 ALUs

Think about supplying all those ALUs with data each





Understanding latency and bandwidth




The school year is starting... gotta get back to Stanford

FFICE



San Francisco fog vs. South Bay sun

When it looks like this in SF






Why the south bay? Great social distancing opportunities

Quick plug:

- Kayvon's guide to local bay area hikes
- http://graphics.stanford.edu/~kayvonf/misc/local_hikes.pdf














Everyone wants to get to back to the South Bay!

Assume only one car in a lane of the highway at once. When car on highway reaches Stanford, the next car leaves San Francisco.



Distance: ~ 50 km

Throughput: 2 cars per hour


Latency of driving from San Francisco to Stanford: 0.5 hours



Improving throughput

San Francisco Car's velocity: 200 km/hr

Approach 1: drive faster! Throughput = 4 cars per hour




Stanford

Approach 2: build more lanes! Throughput = 8 cars per hour (2 cars per hour per lane)




Using the highway more efficiently




Cars spaced out by 1 km

Throughput: 100 cars/hr (1 car every 1/100th of hour)





Throughput: 400 cars/hr (4 cars every 1/100th of hour)



Terminology

Memory bandwidth

- The rate at which the memory system can provide data to a processor
- Example: 20 GB/s





Latency of transferring any one item: ~2 sec



Terminology

Memory bandwidth

- The rate at which the memory system can provide data to a processor
- Example: 20 GB/s





Latency of transferring any one item: ~2 sec




Example: doing your laundry Operation: do your laundry



Washer **45 min**

000 --

1. Wash clothes 2. Dry clothes 3. Fold clothes



Dryer **60 min**

College Student 15 min

Latency of completing 1 load of laundry = 2 hours



Increasing laundry throughput Goal: maximize throughput of many loads of laundry




One approach: duplicate execution resources: use two washers, two dryers, and call a friend

Latency of completing 2 loads of laundry = 2 hours **Throughput increases by 2x: 1 load/hour** Number of resources increased by 2x: two washers, two dryers




Pipelining




Latency: 1 load takes 2 hours **Throughput: 1 load/hour Resources: one washer, one dryer**





Rate of math instructions limited by available bandwidth



Bandwidth-bound execution!

Convince yourself that the instruction throughput is not impacted by memory latency, number of outstanding memory requests, etc.


Only the memory bandwidth!!!

(Note how the memory system is occupied 100% of the time)



High bandwidth memories

- Modern GPUs leverage high bandwidth memories located near processor
- **Example:**
 - V100 uses HBM2
 - 900 GB/s








Thought experiment

Task: element-wise multiplication of two vectors A and B Assume vectors contain millions of elements

- Load input A[i]
- Load input B[i]
- Compute $A[i] \times B[i]$
- **Store result into C[i]**

Three memory operations (12 bytes) for every MUL NVIDIA V100 GPU can do 5120 fp32 MULs per clock (@ 1.6 GHz) Need ~98 TB/sec of bandwidth to keep functional units busy

<1% GPU efficiency... but still 12x faster than eight-core CPU! (3.2 GHz Xeon E5v4 eight-core CPU connected to 76 GB/sec memory bus: ~3% efficiency on this computation)





This computation is bandwidth limited!

- If processors request data at too high a rate, the memory system cannot keep up.
- **Overcoming bandwidth limits is often the most important** challenge facing software developers targeting modern throughput-optimized systems.



In modern computing, bandwidth is the <u>critical</u> resource

Performant parallel programs will:


- **Organize computation to fetch data from <u>memory</u> less often**
 - Reuse data previously loaded by the same thread (temporal locality optimizations)
 - Share data across threads (inter-thread cooperation)
- Favor performing additional arithmetic to storing/reloading values (the math is "free")
- Main point: programs must access memory infrequently to utilize modern processors efficiently

Stanford CS149, Fall 2021



Another example: an instruction pipeline

Many students have asked how a processor can complete a multiply in a clock. When we say a core does one operation per clock, we are referring to INSTRUCTION THROUGHPUT, NOT LATENCY.




Latency: 1 instruction takes 4 cycles **Throughput: 1 instruction per cycle** (Yes, care must be taken to ensure program correctness when back-to-back instructions are dependent.)

Intel Core i7 pipeline is variable length (it depends on the instruction) ~20 stages

Four-stage instruction pipeline:

IF = instruction fetch **D** = instruction decode + register read EX = executeWB = "write back" results to registers



And now today's topic...



Pay attention!

Abstraction vs. implementation

Conflating abstraction with implementation is a common cause for confusion in this course.

Today's theme is a critical idea in this course. And today's theme is:



An example: **Programming with ISPC**



ISPC

- Intel SPMD Program Compiler (ISPC)
- SPMD: single program multiple data

http://ispc.github.com/

- A great read: "The Story of ISPC" (by Matt Pharr)
 - https://pharr.org/matt/blog/2018/04/30/ispc-all.html



Recall: example program from last class

Compute sin(x) **using Taylor expansion:** $sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + ...$ for each element of an array of N floating-point numbers


```
void sinx(int N, int terms, float* x, float* result)
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom;
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      }
      result[i] = value;
```



Invoking sinx()

C++ code: main.cpp

```
#include "sinx.h"
int main(int argc, void** argv) {
 int N = 1024;
 int terms = 5;
 float* x = new float[N];
 float* result = new float[N];
 // initialize x here
  sinx(N, terms, x, result);
  return 0;
```



C++ code: sinx.cpp

```
void sinx(int N, int terms, float* x, float* result)
   for (int i=0; i<N; i++)</pre>
   {
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      int denom = 6; // 3!
      int sign = -1;
      for (int j=1; j<=terms; j++)</pre>
      {
         value += sign * numer / denom;
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      result[i] = value;
```



sinx() in ISPC

C++ code: main.cpp

```
#include "sinx_ispc.h"
int main(int argc, void** argv) {
 int N = 1024;
 int terms = 5;
 float* x = new float[N];
 float* result = new float[N];
  // initialize x here
  // execute ISPC code
 ispc_sinx(N, terms, x, result);
  return 0;
```

SPMD programming abstraction:

Call to ISPC function spawns "gang" of ISPC "program instances"


All instances run ISPC code concurrently

Each instance has its own copy of local variables (blue variables in code, we'll talk about "uniform" later)

Upon return, all instances have completed


ISPC code: sinx.ispc

```
export void ispc_sinx(
   uniform int N,
   uniform int terms,
   uniform float* x,
   uniform float* result)
   // assume N % programCount = 0
   for (uniform int i=0; i<N; i+=programCount)</pre>
      int idx = i + programIndex;
      float value = x[idx];
      float numer = x[idx] * x[idx] * x[idx];
      uniform int denom = 6; // 3!
      uniform int sign = -1;
      for (uniform int j=1; j<=terms; j++)</pre>
         value += sign * numer / denom
         numer *= x[idx] * x[idx];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      result[idx] = value;
```



Invoking sinx() in ISPC

C++ code: main.cpp



SPMD programming abstraction:

Call to ISPC function spawns "gang" of ISPC "program instances" All instances run ISPC code concurrently Each instance has its own copy of local variables Upon return, all instances have completed In this illustration programCount = 8



Sequential execution (C code)

Call to ispc_sinx() **Begin executing** programCount instances of ispc_sinx() (ISPC code)

ispc_sinx() returns. **Completion of ISPC program instances Resume sequential execution**

Sequential execution (C code)



sinx() in ISPC

"Interleaved" assignment of array elements to program instances

```
C++ code: main.cpp
```

```
#include "sinx_ispc.h"
int main(int argc, void** argv) {
    int N = 1024;
    int terms = 5;
    float* x = new float[N];
    float* result = new float[N];
    // initialize x here
    // execute ISPC code
    ispc_sinx(N, terms, x, result);
    return 0;
}
```

ISPC language keywords:

programCount: number of simultaneously executing instances in the gang (uniform value)


programIndex: id of the current instance in the gang.
(a non-uniform value: "varying")

uniform: A type modifier. All instances have the same value for this variable. Its use is purely an optimization. Not needed for correctness.

```
ISPC code: sinx.ispc
export void ispc_sinx(
  uniform int N,
   uniform int terms,
   uniform float* x,
  uniform float* result)
  // assumes N % programCount = 0
  for (uniform int i=0; i<N; i+=programCount)</pre>
      int idx = i + programIndex;
      float value = x[idx];
      float numer = x[idx] * x[idx] * x[idx];
      uniform int denom = 6; // 3!
      uniform int sign = -1;
      for (uniform int j=1; j<=terms; j++)</pre>
         value += sign * numer / denom
         numer *= x[idx] * x[idx];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
     า
      result[idx] = value;
```



Interleaved assignment of program instances to loop iterations



In this illustration: gang contains eight instances: programCount = 8

"Gang" of ISPC program instances





ISPC <u>implements</u> the gang abstraction using SIMD instructions

C++ code: main.cpp


```
#include "sinx_ispc.h"
int main(int argc, void** argv) {
  int N = 1024;
  int terms = 5;
  float* x = new float[N];
  float* result = new float[N];
  // initialize x here
  // execute ISPC code
  ispc_sinx(N, terms, x, result);
  return 0;
```

SPMD programming abstraction:

Call to ISPC function spawns "gang" of ISPC "program instances" All instances run ISPC code simultaneously Upon return, all instances have completed

ISPC compiler generates SIMD implementation:

Number of instances in a gang is the SIMD width of the hardware (or a small multiple of SIMD width) ISPC compiler generates a C++ function binary (.o) whose body contains SIMD instructions C++ code links against generated object file as usual




Sequential execution (C code)

Callto ispc_sinx() Begin executing programCount instances of ispc_sinx() (ISPC code)

ispc_sinx() returns. **Completion of ISPC program instances Resume sequential execution**

Sequential execution (C code)



sinx() in ISPC: version 2

"Blocked" assignment of array elements to program instances

C++ code: main.cpp


```
#include "sinx_ispc.h"
int main(int argc, void** argv) {
  int N = 1024;
  int terms = 5;
  float* x = new float[N];
  float* result = new float[N];
  // initialize x here
  // execute ISPC code
  ispc_sinx_v2(N, terms, x, result);
  return 0;
```

ISPC code: sinx.ispc

```
export void ispc_sinx_v2(
   uniform int N,
   uniform int terms,
   uniform float* x,
   uniform float* result)
   // assume N % programCount = 0
   uniform int count = N / programCount;
   int start = programIndex * count;
   for (uniform int i=0; i<count; i++)</pre>
   {
      int idx = start + i;
      float value = x[idx];
      float numer = x[idx] * x[idx] * x[idx];
      uniform int denom = 6; // 3!
      uniform int sign = -1;
      for (uniform int j=1; j<=terms; j++)</pre>
         value += sign * numer / denom
         numer *= x[idx] * x[idx];
         denom *= (j+3) * (j+4);
         sign *= -1;
      result[idx] = value;
```



Blocked assignment of program instances to loop iterations




In this illustration: gang contains eight instances: programCount = 8

"Gang" of ISPC program instances



Schedule: interleaved assignment

Gang contains four instances: programCount = 8



A single "packed vector load" instruction (vmovaps *) efficiently float value = x[idx]; for all program instances, since the eight values are contiguous

* see __mm256_load_ps() intrinsic function


"Gang" of ISPC program instances

	<pre>stance 4 ramIndex = 4) (p</pre>	Instance 5 rogramIndex = 5)	Instance 6 (programIndex = 6)	Instance 7 (programIndex =
3	4	5	6	7
1	12	13	14	15
9	20	21	22	23
.7	28	29	30	31
y implements:	<pre>ments: // assumes N % programCount = 0 for (uniform int i=0; i<n; i+="programCount)</pre"></n;></pre>			unt)
s in memory	<pre>{ int idx = i + programIndex; float value = x[idx];</pre>			



Schedule: blocked assignment "Gang" of ISPC program instances

Gang contains four instances: programCount = 8



float value = x[idx];
For all program instances now touches eight non-contiguous v
memory. Need "gather" instruction (vgatherdps *) to impleme
a more complex, and more costly SIMD instruction...)

* see _mm256_i32gather_ps() intrinsic function

nce 3 (r	Instance 4 programIndex = 4)	Instance 5 (programIndex = 5)	Instance 6 (programIndex = 6)	Instance 7 (programIndex =
4	32	40	48	56
5	33	41	49	57
6	34	42	50	58
.7	35	43	51	59
values in ent (gathe	ris int s	<pre>uniform int count = N / programCount; int start = programIndex * count; for (uniform int i=0; i<count; i++)="" {<br="">int idx = start + i; float value = x[idx]; </count;></pre>		



Raising level of abstraction with foreach

C++ code: main.cpp

```
#include "sinx_ispc.h"
int N = 1024;
int terms = 5;
float* x = new float[N];
float* result = new float[N];
// initialize x here
// execute ISPC code
sinx(N, terms, x, result);
```

foreach: key ISPC language construct

foreach declares parallel loop iterations


— Programmer says: these are the iterations <u>the entire gang</u> (not each instance) must perform

ISPC implementation assigns iterations to program instances in the gang

- Current ISPC <u>implementation</u> will perform a static interleaved assignment (but the <u>abstraction</u> permits a different assignment)

ISPC code: sinx.ispc

```
export void ispc_sinx(
   uniform int N,
   uniform int terms,
   uniform float* x,
   uniform float* result)
   foreach (i = 0 \dots N)
      float value = x[i];
      float numer = x[i] * x[i] * x[i];
      uniform int denom = 6; // 3!
      uniform int sign = -1;
      for (uniform int j=1; j<=terms; j++)</pre>
         value += sign * numer / denom
         numer *= x[i] * x[i];
         denom *= (2*j+2) * (2*j+3);
         sign *= -1;
      result[i] = value;
l
```



ISPC: abstraction vs. implementation

Single program, multiple data (SPMD) programming model

- different value of programIndex)
- This is the programming <u>abstraction</u>
- **Program is written in terms of this abstraction**

Single instruction, multiple data (SIMD) <u>implementation</u>


- like you do manually in assignment 1)

Semantics of ISPC can be tricky

SPMD abstraction + uniform values (allows implementation details to peek through abstraction a bit)


Programmer "thinks": running a gang is spawning programCount logical instruction streams (each with a

ISPC compiler emits vector instructions (e.g., AVX2, ARM NEON) that carry out the logic performed by a ISPC gang ISPC compiler handles mapping of conditional control flow to vector instructions (by masking vector lanes, etc.



SPMD programming model summary

- SPMD = "single program, multiple data"



Define one function, run multiple instances of that function in parallel on different input arguments

Single thread of control

Call SPMD function

SPMD execution: multiple instances of function run in parallel (multiple logical threads of control)

SPMD function returns

Resume single thread of control



ISPC tasks

- on thread running on one x86 core of a CPU.
- of the four cores of the myth machines.
- ISPC contains another abstraction: a "task" that is used to achieve multi-core execution. I'll let you read up about that.

The ISPC gang abstraction is implemented by SIMD instructions that execute within

So all the code I've shown you in the previous slides would have executed on only one



Part 2 of today's lecture

Three parallel programming models

- That differ in what communication abstractions they present to the programmer
- Programming models are important because they (1) influence how programmers think when writing programs and (2) influence the design of parallel hardware platforms designed to execute them efficiently

Corresponding machine architectures

- Abstraction presented by the hardware to low-level software

We'll focus on differences in communication/synchronization



Three programming models (abstractions)

- 1. Shared address space
- 2. Message passing
- 3. Data parallel



Shared address space model



Review: a program's memory address space

- A computer's memory is organized as a array of bytes
- Each byte is identified by its "address" in memory (its position in this array)

(in this class we assume memory is byte-addressable)


"The byte stored at address 0x8 has the value 32."

"The byte stored at address 0x10 (16) has the value 128."

In the illustration on the right, the program's memory address space is 32 bytes in size (so valid addresses range from 0x0 to 0x1F)

Address	Value
0x0	16
0x1	255
0x2	14
0x3	0
0x4	0
0x5	0
0x6	6
0x7	0
0x8	32
0x9	48
OxA	255
OxB	255
0xC	255
0xD	0
OxE	0
0xF	0
0x10	128
•	•
0x1F	0

The implementation of the linear memory address space abstraction on a modern computer is complex



DRAM (32 GB)



Shared address space model (abstraction)

Thread 1: int x = 0;spawn_thread(foo, &x);


// write to address holding // contents of variable x x = 1;

(Pseudocode provided in a fake C-like language for brevity.)

Threads communicate by reading/writing to locations in a shared address space (shared variables)

```
Thread 2:
void foo(int* x) {
```

```
// read from addr storing
// contents of variable x
while (x == 0) {}
print x;
```



(Communication operations shown in red)



A common metaphor: A shared address space is like a bulletin board

(Everyone can read/write)





Coordinating access to shared variables with synchronization

Thread 1:


int x = 0;Lock my_lock;

spawn_thread(foo, &x, &my_lock);

mylock.lock(); X++; mylock.unlock();

Thread 2:


```
void foo(int* x, Lock* my_lock) {
  my_lock->lock();
  X++;
  my_lock->unlock();
 print(x);
```



Review: why do we need mutual exclusion?

- Each thread executes
 - Load the value of variable x from a location in memory into register r1 (this stores a copy of the value in memory in the register)
 - Add the contents of register r2 to register r1
 - Store the value of register r1 into the address stori
- One possible interleaving: (let starting value of x=0, r

T1



Need this set of three instructions must be "atomic"

'ir	ng the program variable	X	
r2	=1)		
	T1		
		T1	reads value 0
	r1 ← x	Τ2	reads value 0
		T1	sets value of its r1 to
	r1 ← r1 + r2	Т2	sets value of its r1 to
		T1	stores 1 to address of >
	X ← r1	Т2	stores 1 to address of >



Mechanisms for preserving atomicity

Lock/unlock mutex around a critical section

mylock.lock();

// critical section

mylock.unlock();

Some languages have first-class support for atomicity of code blocks

atomic { // critical section }

Intrinsics for hardware-supported atomic read-modify-write operations atomicAdd(x, 10);




Review: shared address space model

- Threads communicate by:
 - **Reading/writing to shared variables in a shared address space**
 - Inter-thread communication is implicit in memory loads/stores
 - Manipulating synchronization primitives
 - e.g., ensuring mutual exclusion via use of locks


This is a natural extension of sequential programming

- In fact, all our discussions in class have assumed a shared address space so far!




Hardware implementation of a shared address space


Key idea: any processor can <u>directly</u> reference contents of any memory location




* Caches (not shown) are another implementation of a shared address space (more on this in a later lecture)



Examples of interconnects




Shared address space hardware architecture Any processor can <u>directly</u> reference any memory location




Example: Intel Core i7 processor (Kaby Lake)

Intel Core i7 (quad core) (interconnect is a ring)



Intel's ring interconnect

Introduced in Sandy Bridge microarchitecture



Four rings


- request
- snoop
- ack
- data (32 bytes)
- Six interconnect nodes: four "slices" of L3 cache + system agent + graphics
- Each bank of L3 connected to ring bus twice
- Theoretical peak BW from cores to L3 at 3.4 GHz ~ 435 GB/sec
 - When each core is accessing its local slice








SUN Niagara 2 (UltraSPARC T2): crossbar interconnect




Eight core processor

Note area of crossbar (CCX): about same area as one core on chip






Intel Xeon Phi (Knights Landing)



- 72 cores, arranged as 6x6 mesh of tiles (2 cores/tile)
- YX routing of messages:
 - Message travels in Y direction
 - "Turn"
 - Message traves in X direction





Stanford CS149, Fall 2021


Non-uniform memory access (NUMA)

Bandwidth from any one location may also be different to different CPU cores *



* In practice, you'll find NUMA behavior on a single-socket system as well (recall: different cache slices are a different distance from each core)

The latency of accessing a memory location may be different from different processing cores in the system



Example: modern multi-socket configuration



Summary: shared address space model


Communication abstraction

- Threads read/write variables in shared address space
- Threads manipulate synchronization primitives: locks, atomic ops, etc.
- Logical extension of uniprocessor programming *

Requires hardware support to implement efficiently

- Any processor can load and store from any address
- Can be costly to scale to large numbers of processors (one of the reasons why high-core count processors are expensive)

* But NUMA implementations requires reasoning about locality for performance optimization




Message passing model of communication



Message passing model (abstraction)

- Threads operate within their own private address spaces
- Threads communicate by sending/receiving messages
 - <u>send</u>: specifies recipient, buffer to be transmitted, and optional message identifier ("tag")
 - <u>receive</u>: sender, specifies buffer to store data, and optional message identifier
 - Sending messages is the only way to exchange data between threads 1 and 2
 - Why?



(Communication operations shown in red)



A common metaphor: snail mail






Message passing (implementation)

- only communicate messages between nodes)
 - Can connect commodity systems together to form a large parallel machine (message passing is a programming model for clusters and supercomputers)



Hardware need not implement system-wide loads and stores to execute message passing programs (it need



Cluster of workstations (Infiniband network)





The data-parallel model



Programming models provide a way to think about the organization of parallel programs (by imposing structure)

- Shared address space: very little structure to communication
 - All threads can read and write to all shared variables
- Message passing: communication is structured in the form of messages
 - All communication occurs in the form of messages
 - Communication is explicit in source code—the sends and receives)
- Data parallel structure: more rigid structure to computation - Perform same function on elements of large collections




Data-parallel model *

- Organize computation as operations on sequences of elements
 - e.g., perform same function on all elements of a sequence
- A well-known modern example: NumPy: C = A + B(A, B, and C are vectors of same length)

Something you've seen early in the lecture...

* We'll have multiple lectures in the course about data-parallel programming and data-parallel thinking: this is just a taste






Key data type: sequences

- **Ordered collection of elements**
- For example, in a C++ like language: Sequence<T>
- Scala lists: List[T]
- In a functional language (like Haskell): seq T

- **Program can only access elements of sequence through sequence operators:**
 - map, reduce, scan, shift, etc.




Map

- Applies side-effect-free unary function $f :: a \rightarrow b$ to all elements of input sequence, to produce output sequence of the same length
- In a functional language (e.g., Haskell)

- map :: (a -> b) -> seq a -> seq b

■ In C++:

template<class InputIt, class OutputIt, class UnaryOperation> OutputIt transform(InputIt first1, InputIt last1, OutputIt d_first, UnaryOperation unary_op);



Higher order function (function that takes a function as an argument) that operates on sequences





Parallelizing map

- of sequence however it sees fit


Since f :: a -> b is a function (side-effect free), then applying f to all elements of the sequence can be done in any order without changing the output of the program

The implementation of map has flexibility to reorder/parallelize processing of elements




Stanford CS149, Fall 2021

Data parallelism in ISPC



- foreach construct
- Think of loop body as a function
- Given this program, it is reasonable to think of the program as using foreach to "map the loop body onto each element" of the arrays X and Y.

- But if we want to be more precise: a sequence is not a first-class ISPC concept. It is implicitly defined by how the program has implemented array indexing logic in the foreach loop.
- (There is no operation in ISPC with the semantic: "map this code over all elements of this sequence")



Data parallelism in ISPC

```
// main C++ code:
const int N = 1024;
float* x = new float[N/2];
float* y = new float[N];
// initialize N/2 elements of x here
absolute_repeat(N/2, x, y);
```


Think of loop body as a function The input/output sequences being mapped over are implicitly defined by array indexing logic

```
// ISPC code:
export void absolute_repeat(
   uniform int N,
   uniform float* x,
   uniform float* y)
   foreach (i = 0 ... N)
   {
       if (x[i] < 0)
          y[2*i] = -x[i];
       else
          y[2*i] = x[i];
       y[2*i+1] = y[2*i];
```

This is also a valid ISPC program!

It takes the absolute value of elements of x, then repeats it twice in the output array y

(Less obvious how to think of this code as mapping the loop body onto existing sequences.)



Data parallelism in ISPC

```
// main C++ code:
const int N = 1024;
float* x = new float[N];
float* y = new float[N];
// initialize N elements of x
shift_negative(N, x, y);
```

logic

// ISPC code: export void shift_negative(uniform int N, uniform float* x, uniform float* y) foreach $(i = 0 \dots N)$ { if $(i \ge 1 \& x[i] < 0)$ y[i-1] = x[i];else y[i] = x[i];}

Think of loop body as a function


The input/output sequences being mapped over are implicitly defined by array indexing

- The output of this program is undefined!
- Possible for multiple iterations of the loop body to write to same memory location
- Data-parallel model (foreach) provides no specification of order in which iterations occur



ISPC discussion: sum "reduction"

Compute the sum of all array elements in parallel



sum is of type uniform float (one copy of variable for all program instances) x[i] is not a uniform expression (different value for each program instance) **Result: compile-time type error**

```
export uniform float sumall2(
   uniform int N,
  uniform float* x)
   uniform float sum;
  float partial = 0.0f;
  foreach (i = 0 \dots N)
      partial += x[i];
   // from ISPC math library
   sum = reduce_add(partial);
   return sum;
```

Correct ISPC solution



ISPC discussion: sum "reduction"

Each instance accumulates a private partial sum (no communication)

Partial sums are added together using the reduce_add() cross-instance communication primitive. The result is the same total sum for all program instances (reduce_add() returns a uniform float)

The ISPC code at right will execute in a manner similar to handwritten C + AVX intrinsics implementation below. *

```
float sumall2(int N, float* x) {
  float tmp[8]; // assume 16-byte alignment
  __mm256 partial = _mm256_broadcast_ss(0.0f);
  for (int i=0; i<N; i+=8)</pre>
    partial = _mm256_add_ps(partial, _mm256_load_ps(&x[i]));
  _mm256_store_ps(tmp, partial);
  float sum = 0.f;
  for (int i=0; i<8; i++)</pre>
    sum += tmp[i];
  return sum;
```

```
export uniform float sumall2(
   uniform int N,
  uniform float* x)
   uniform float sum;
  float partial = 0.0f;
  foreach (i = 0 ... N)
      partial += x[i];
   // from ISPC math library
   sum = reduce_add(partial);
   return sum;
```

* Self-test: If you understand why this implementation complies with the semantics of the ISPC gang abstraction, then you've got a good command of ISPC



Summary: data-parallel model

and advanced optimizations

Basic structure: map a function onto a large collection of data

- Functional: side-effect free execution
- No communication among distinct function invocations (allow invocations to be scheduled in any order, including in parallel)
- reduce, scan, shift, etc.


This will be a topic of a later lecture

- - functional form

Data-parallelism is about imposing rigid program structure to facilitate simple programming

Other data parallel operators express more complex patterns on sequences: gather, scatter,

You will think in terms of data-parallel primitives often in this class, but many modern performance-oriented data-parallel languages do not <u>enforce</u> this structure in the language Many languages (like ISPC, CUDA, etc.) choose flexibility/familiarity of imperative C-style syntax over the safety of a more







Summary

Programming models provide a way to think about the organization of parallel programs.

They provide <u>abstractions</u> that permit multiple valid <u>implementations</u>.

I want you to always be thinking about abstraction vs. implementation for the remainder of this course.

